This paper presents a single-phase Series Active Power Filter (Series APF) for mitigation of the load voltage harmonic content, while maintaining the voltage on the DC side regulated without the support of a voltage source. The proposed series active power filter control algorithm eliminates the additional voltage source to regulate the DC voltage, and with the adopted topology it is not used a coupling transformer to interface the series active power filter with the electrical power grid. The paper describes the control strategy which encapsulates the grid synchronization scheme, the compensation voltage calculation, the damping algorithm and the dead-time compensation. The topology and control strategy of the series active power filter have been evaluated in simulation software and simulations results are presented. Experimental results, obtained with a developed laboratorial prototype, validate the theoretical assumptions, and are within the harmonic spectrum limits imposed by the international recommendations of the IEEE-519 Standard.
Introduction
The dissemination on a large scale of non-linear loads, in recent times, has made trivial their presence and use in industry and domestic households. This, plus the fact that this type of electrical loads cause Nuno F. Teixeira, José Gabriel Oliveira Pinto, Manuel J. Sepúlveda Freitas, João L. Afonso," New Control Algorithm for Single-Phase Series Active Power Filter", Electric Power Components and Systems Journal, Taylor & Francis Group, LLC, vol. 43, no. 15, pp. 1752-1760, Aug. 2015, ISSN: 1532-5008 (Print), 1532-5016 (Online), DOI: 10.1080/15325008.2015.1051166. distortion on the current waveform, which is harmful for the Power Quality of the electrical power grid, has led to high energy and monetary losses, for all parts involved in the power distribution system and the consumers [1] [2] .
To deal and overcome these problems, studies of Power Quality problems and development of solutions to mitigate their impact on the electrical power grid have been done over the years. Perhaps, the most well-known solutions regarding the transmission systems are the Flexible AC Transmission System (FACTS) devices, which can actively control some of the transmission system parameters, such as current, voltage, power and impedance [3] .
In the same way, the distribution systems have their own solutions, known as Custom Power devices, that act in a similar manner as the FACTS devices, but have a lower rated power, which enables them to compensate Power Quality problems that require for semiconductors with a higher switching frequency rating [4] . These devices enable the providers of electrical power to take a differentiated approach to their clients, regarding the quality and reliability of the delivered power. This allows the customers to choose the Power Quality of the electricity they use, while, hopefully, enhancing the overall Power Quality of the distribution system. Custom Power devices use power electronics and switching devices (semiconductors) to enhance the quality of the supplied power, when such is required by the customer [2] . Among the Custom Power devices there is a class of conditioners known as Active Power Filters (APF), where some are connected in series with the power distributing system (e.g., Series Active Power Filter), while others are connected in parallel (e.g., Shunt Active Power Filter), or even in a series-parallel combination, compounding an all new conditioner (e.g., Unified Power Quality Conditioner -UPQC) [1] [5] .
Although, initially these types of conditioners were developed to deal only with voltage and current harmonic distortion [6] [7], the continued research over the years on Active Power Filters has led to new and improved control algorithms and power converter topologies [8] [9] [10] , that made them able to deal with an increasingly larger number of Power Quality problems, as they became optimized in size and cost effectiveness. However there are some issues regarding the hardware and control of the Series APF, like the DC bus voltage regulation, which in some literature requires the usage of an additional power converter [11] [12] [13] , or the requirement of a transformer to connect the Active Power Filter to the electric grid [14] [15].
This paper describes the implementation of a Series Active
Power Filter without a voltage source on the DC bus of the Voltage Source Inverter (VSI), and also without a coupling transformer to interface the active filter with the electrical power grid. The ultimate goal of this device is to compensate the voltage harmonic distortion, while maintaining the voltage on the DC bus (V DC ) regulated, using a single electronic converter to perform the aforementioned tasks.
Series Active Power Filter Topology
The Series Active Power Filter is connected in series with the electrical power grid, synthesizing a voltage that is in phase opposition to the harmonic content of the source voltage, to ensure that the waveform of the load voltage is close to a sinusoidal waveform. The adopted topology for the Series Active Power Filter consists in a single-phase H-bridge converter with a capacitor in the DC bus, which is connected in series with the electrical power grid by means of a passive LC output filter, as it is shown in Figure 1 . A key feature of this topology is the fact that it does not have a coupling transformer to interface the Series Active Power Filter with the electrical power grid.
Usually, the coupling transformers have a rated frequency of 50 Hz, which makes the overall system bigger, heavier and more expensive;
and also, they have to operate with a high harmonic content, which translates into high energy losses. So, by excluding the coupling transformer, the overall energy losses and size of the Series APF diminishes. 
Steady State Analysis
The ideal Series Active Power Filter acts as a voltage source, and it does not require drawing active power from the electrical power grid to work properly (P F = 0, where P F is the active power at the Series APF) [16] . With this in mind, it is possible to construct a simplified schematic for the Series APF, as it is exhibited in the model of 
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In this case, the Series APF must produce a voltage that should counteract the effects of the distorted voltage drop Δv Line . The voltage produced by the active filter (v F ) can be calculated by removing the fundamental component (v S1 ) from the voltage v S , and it must be equal in every aspect to the harmonic content of Δv Line except in its phase which must be opposite. This will make the voltage supplied to the load sinusoidal.
In a real power system, the Series APF does not behave like an ideal voltage source and has power losses associated with its operation.
This means that the Series APF requires a certain amount of active power to work properly (P F ≠ 0), and that must be drawn from the electrical power grid. Therefore it is necessary to produce a voltage (v REG ) in phase with v S1 to maintain the voltage on the DC bus (V DC ) regulated. As the Series APF is connected in series with the electrical power grid, the load current flows through the output passive filter causing a voltage drop (Δv PF ) as it is discernible from Figure 1 . This voltage drop must be compensated, and once this value is calculated through equation (7), it must be added to the compensation voltage, so that it can be synthesized by the Series APF power inverter.
Control Strategy
The control strategy of the proposed Series APF can be divided into four parts, as it is shown in Figure 3 . The first part refers to the voltage reference synthesis, which is based upon a single-phase digital Phase-Locked Loop algorithm: the Enhanced PLL (EPLL) circuit [17] .
This approach features a phase and amplitude lock, being both estimated directly. It also shows immunity to small variations in its internal structure and to noise that might exist in the input signal [17] [18] [19] . The second part of the implemented control focuses upon the calculation of the compensation voltages. This approach was first mentioned in [20] and it is composed by a loop that calculates the voltage for harmonic compensation and DC bus regulation.
Additionally, it was added to the compensation voltage calculation, a section to compensate the voltage drop on the output passive filter. Finally, the fourth part refers to a scheme used to minimize the effects of dead-time introduced on the rising edges of the power semiconductors drive signals in order to prevent short-circuits.
Enhanced Phase-Locked Loop
The adopted Phase-Locked Loop (PLL) algorithm is based upon an Enhanced Phase-Locked Loop (EPLL) strategy [17] [18] [21] , which differs from other phase locking synchronizing schemes as it exhibits a control loop to determine the amplitude of the output signal.
This feature allows the EPLL to extract the fundamental component of the input signal, as opposed to other PLL schemes in which the output signal has only the frequency and phase angle of the input signal [21] . The error signal (e) represents the deviation between the input (u) and output (y) signals, and in steady-state the average value of e must be zero, meaning that the EPLL circuit is stabilized and y is correctly tracking the input signal u. This is achieved by feeding the error signal into a PI controller, and its output is integrated in order to As it was mentioned before, besides phase locking, the EPLL circuit also locks the amplitude (A) of the output signal, which is a result of the external control loop.
Compensation voltage calculation
The compensation voltage that must be produced by the Series
where v H holds the harmonic voltage to be compensated, v REG has the necessary voltage to regulate the DC bus, and v PF features the required voltage to compensate the voltage drop in the output passive filter. In Figure 5 is presented the block diagram with the scheme of the compensation voltage calculation.
Taking into account the measured values of the source and DC bus voltages (respectively v S and V DC ), the control strategy proceeds to compare them with their reference values, v S1 and V DC * , which in the case of v S1 is the output sinusoidal waveform derived from the PLL circuit, and for V DC * is defined by a constant value [22] [23] [24] . The error obtained from the comparison of the DC bus voltage is than inserted in a PI controller and later multiplied by a unitary sine wave (pll) in phase with v S1 (provided by the PLL circuit). The final result is the v REG component, according to equation (11) . 
In the case of the passive filter voltage drop (Δv PF = v LPF + v RPF ), the compensation voltage, v PF , is calculated recurring to the measured current that flows through the passive filter (i F ), and in accordance with what is described in equation (12) .
Finally, the total compensation voltage, v COMP , which corresponds to the voltage that must be produced by the series APF power inverter, is obtained by adding (9), (11) and (12), as it is presented in equation (13) .
Damping Algorithm
The damping algorithm behavior, based upon [25] [26] , is comparable to a virtual resistance that is used to mitigate the high frequency components originated by semiconductor switching and the resonant oscillations that exist in the electrical power grid. The virtual resistance can replace the physical resistance from the coupling filter or, it can work together with a physical resistance, allowing a more subtle control of the damping ratio. Figure 6 shows in more detail how the last two sections of the control scheme interact with each other. 
The adopted damping algorithm can ultimately be seen as an evolution of the usual inverter feedback loop that uses the measured output signal of the Series APF as a way to properly follow the reference.
Dead-time Compensation
It is usual to introduce a delay time, T d , which delays the rising edges of the drive signals of the power semiconductors in order to
prevent short circuits during the inverter operation [27] . This is one of the elements responsible for errors in the inverter output voltage, such as, during T d , none of the switching devices is active, and the inverter output voltage becomes impossible to control through the drive signals, being determined by the load conditions, more precisely by the current flow direction. This point is important because, although the load conditions may be altered, the average voltage deviation (Δv) due to the time delay will always oppose the direction of the current flowing to the load [28] .
Compensation of the dead-time effect can be accomplished by monitoring the direction of the current flow with a method described in [29] . This method proposes to change the voltage reference whenever the polarity of the current changes, which requires an accurate estimation of Δv, which besides T d and V DC , is also related to the modulation index, M, the switching frequency, f S , and the knowledge about the direction of the current. Ultimately, the signals sent to the IGBTs gates are calculated through equations (15) and (16) , which are based on the previously stated principles. (16) 
Simulations
In order to verify and validate the theoretical assumptions regarding the operation of the Series APF and of its control strategy, there were conducted simulations of the entire system using the software PSIM. The simulated system is similar to the model exhibited in Figure 1 , and the control strategy was implemented with the assistance of a PSIM feature that allows implementation of C/C++ code, thus making the simulated control system very close to the one that was later implemented on a real DSP platform.
The Series APF was conceived to operate in a 230 V single-phase voltage system, with the line impedance being modeled through a RL circuit connected in series with the whole system. Three loads were also added to the simulation model. One of them is a nonlinear load, composed by a full-bridge rectifier with a RC load at the DC side, which is connected before the Series APF and in parallel with the electrical power grid. This load is affected by voltage harmonics, and indeed, it is connected to the system only to intensify this problem due to its harmonic current consumption. The other two loads are a series RL linear load, and a nonlinear load, composed also by a full-bridge rectifier with a RC load at the DC side. These two loads are connected downstream of the Series APF, and thus are not influenced by voltage harmonics [5] .
Regarding the simulation model of the Series APF, it is also worth to mention the adopted switching pattern: the Unipolar Another key feature of the proposed control scheme is the regulation of the DC bus voltage, which can also be verified through the simulation model, and which has to be conducted simultaneously with the mains voltage harmonic compensation. As it is shown in Figure 7 , the DC bus voltage, which has a reference value of 200 V, has very small variations on its amplitude and is perfectly regulated around its reference value (the average DC voltage is equal to 200 V). 
Experimental Results
Once all steps of the project of the Series APF were concluded, it was possible to proceed with the implementation of a laboratorial prototype of the aforementioned device, which was connected to a single-phase AC 50 V voltage system. The experimental results obtained with the laboratorial prototype are presented in Figure 9 , where it is shown the distorted system voltage, the compensated load voltage and the voltage produced by the Series APF, in addition with the voltage from the DC bus. Also in Figure 10 it is possible to compare the indirect improvement occurred in the load current once the Series APF started operating. All of these waveforms were registered with a Yokogawa DL716 digital oscilloscope. In Figure 11 it can be seen that the Series APF mitigates the voltage harmonics, as the THD of the load voltage, which initially was equal to the system voltage, drops from 8.8% to 2.5%. 
Conclusions
